View ISL29013IROZ-T7_3843415.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1 ? fn6485.2 caution: these devices are sensitive to electrosta tic discharge; follow proper ic handling procedures. 1-888-intersil or 1-888-468-3774 | intersil (and design) is a registered trademark of intersil americas inc. copyright ? intersil americas inc. 2008. all rights reserved. all other trademarks mentioned are the property of their respective owners. isl29013 light-to-digital out put sensor with high sensitivity, gain selection, interrupt function and i 2 c interface the isl29013 is an integrat ed light sensor with i 2 c (smbus compatible) interface. it has an internal signed15-bit integrating type adc designed based on the charge- balancing a/d conversion technique. this adc is capable of rejecting 50hz and 60hz flicker caused by artificial light sources. the lux range select feature allows the user to program the lux range for optimized counts/lux. in normal operation, power consumption is typically 250a. furthermore, a power-down mode can be controlled by software via the i 2 c interface, reducing power consumption to less than 1a. the isl29013 supports a hardware interrupt that remains asserted low until the host clears it through i 2 c interface. designed to operate on supplies from 2.5v to 3.3v, the isl29013 is specified for opera tion over the -40c to +85c ambient temperature range. block diagram features ? range select via i 2 c - range 1 = 0.5 lux to 2,000 lux - range 2 = 0.5 lux to 8,000 lux - range 3 = 0.5 lux to 32,000 lux - range 4 = 0.5 lux to 128,000 lux ? human eye response (540nm peak sensitivity) ? temperature compensated ? signed 15-bit resolution ? adjustable resolution: up to 20 counts per lux ? user-programmable upper and lower threshold interrupt ? simple output code, dire ctly proportional to lux ? ir + uv rejection ? 50hz/60hz rejection ? 2.5v to 3.3v supply ? 6 ld odfn (2.1mmx2mm) ? pb-free (rohs compliant) ? operating temperature range: -40c to 85c ?i 2 c and smbus compatible applications ? display and keypad backlight dimming for - mobile devices: smart phone, pda, and gps - computing devices: notebook pc, umpc webpad - consumer devices: lcd-tv, digital picture frame, and digital cameras ? industrial and medical light sensing pinout isl29013 (6 ld odfn) top view ordering information part number (note) temp. range (c) package (pb-free) pkg. dwg. # ISL29013IROZ-T7* -40 to +85 6 ld odfn l6.2x2.1 isl29013iroz-evalz evaluation board *please refer to tb347 for detai ls on reel specifications. note: these intersil pb-free pl astic packaged products employ special pb-free material sets; molding compounds/die attach materials and 100% matte tin plate - e3 termination finish, which is rohs compliant and compatible with both snpb and pb-free soldering operations. intersil pb-f ree products are msl classified at pb-free peak reflow temperatures that meet or exceed the pb-free requirements of ipc/jedec j std-020. vdd rext gnd sda scl command register integrating adc data register i 2 c photodiode light data 3 2 5 6 1 fosc iref counter 2 16 gain/range ext shdn int time 4 int interrupt isl29013 timing int process array 1 2 3 6 5 4 vdd gnd rext sda scl int thermal pad* *thermal pad can be connected to gnd or electrically isolated data sheet september 2, 2008
2 fn6485.2 september 2, 2008 absolute maxi mum ratings (t a = +25c) thermal information v dd supply voltage between v dd and gnd . . . . . . . . . . . . . 3.6v i 2 c bus pin voltage (scl, sda) and int . . . . . . . . . . -0.2v to 5.5v i 2 c bus pin current (scl, sda) . . . . . . . . . . . . . . . . . . . . . . <10ma r ext pin voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.2v to vdd esd rating human body model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2kv machine model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .200v thermal resistance (typical, note 1) ja (c/w) 6 lead odfn . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88 maximum die temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . +90c storage temperature . . . . . . . . . . . . . . . . . . . . . . . .-40c to +100c operating temperature . . . . . . . . . . . . . . . . . . . . . . .-40c to +85c pb-free reflow profile . . . . . . . . . . . . . . . . . . . . . . . . .see link below http://www.intersil.com/pbfree/pb-freereflow.asp caution: do not operate at or near the maximum ratings listed fo r extended periods of time. exposure to such conditions may adv ersely impact product reliability and result in failures not covered by warranty. note: 1. ja is measured in free air with the component mounted on a high ef fective thermal conductivity te st board with ?direct attach? fe atures. see tech brief tb379 important note: all parameters having min/max specifications are guaranteed. typical values are for information purposes only. u nless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: t j = t c = t a electrical specifications v dd = 3v, t a = +25c, r ext = 100k , unless otherwise specified. in ternal timing mode operation (see ?principles of operation? on page 3). parameter description condition min typ max unit e e-max maximum detectable light intensity @ gain/range = 4, and r ext = 25k 128k lux v dd power supply range 2.5 3.30 v i dd supply current 0.25 0.33 ma i dd1 supply current disabled software disabled 0.1 1 a f osc 1 internal oscillator frequency gain/range = 1 or 2 308 342 377 khz f osc 2 internal oscillator frequency gain/range = 3 or 4 616 684 754 khz f i2c i 2 c clock rate 1 to 400 khz data0 dark adc code e = 0 lux, gain/range = 1 0 6 counts data1 full scale adc code 32767 counts data2 light count output e = 300 lux, fluorescent light, gain/range = 1 (note 2) 3300 4400 5500 counts data3 light count output e = 300 lux, fluorescent light, gain/range = 2 (note 2) 1100 counts data4 light count output e = 300 lux, fluorescent light, gain/range = 3 (note 2) 275 counts data5 light count output e = 300 lux, fluorescent light, gain/range = 4 (note 2) 69 counts v ref voltage of r ext pin 0.490 0.515 0.540 v v tl scl and sda threshold lo (note 3) 1.05 v v th scl and sda threshold hi (note 3) 1.95 v i sda sda current sinking capability 3 5 ma i int int current sinking capability 3 5 ma notes: 2. fluorescent light is substitu ted by a green led during production. 3. the voltage threshold levels of the sda and scl pins are vdd dependent: v tl = 0.35*v dd . v th = 0.65*v dd . isl29013
3 fn6485.2 september 2, 2008 principles of operation photodiodes the isl29013 contains two photodiode arrays which convert light into current. one diode is sensitive to both visible and infrared light, while the other one is only sensitive to infrared light. using the infrared portion of the light as baseline, the visible light can be extracted. the spectral response vs wavelength is shown in figure 7 in the ?typical performance curves? on page 12. after light is converted to current during the light data process, the current output is converted to digital by a single built-in integrating type signed15-bit analog-to- digital converter (adc). an i 2 c command reads the visible light intensity in counts. the converter is a charge-balancing integrating type signed 15-bit adc. the chosen method for conversion is best for converting small current signals in the presence of an ac periodic noise. a 100ms integration time, for instance, highly rejects 50hz and 60hz power line noise simultaneously. see ?integration time or conversion time? on page 7 and ?noise rejection? on page 8. the built-in adc offers user flexibility in integration time or conversion time. there are two timing modes: internal timing mode and external timing mode. in internal timing mode, integration time is determined by an internal dual speed oscillator (f osc ), and the n-bit (n = 4, 8, 12,16) counter inside the adc. in external timing mode, integration time is determined by the time between two consecutive i 2 c external timing mode commands. see external timing mode example. a good balancing act of integration time and resolution depending on the application is required for optimal results. the adc has four i 2 c programmable range select to dynamically accommodate various lighting conditions. for very dim conditions, the adc can be configured at its lowest range. for very bright condit ions, the adc can be configured at its highest range. interrupt function the active low interrupt pin is an open drain pull-down configuration. the interrupt pin serves as an alarm or monitoring function to determine whether the ambient light exceeds the upper threshold or goes below the lower threshold. the user can also configure the persistency of the interrupt pin. this eliminates an y false triggers such as noise or sudden spikes in ambient light conditions. an unexpected camera flash, for example, can be ignored by setting the persistency to 8 integration cycles. i 2 c interface there are eight (8) 8-bit registers available inside the isl29013. the command and control register s define the operation of the device. the command and control registers do not change until the registers are overwr itten. there are two 8-bit registers that set the high and low interrupt thresholds. there are four 8-bit data read only registers. two bytes for the sensor reading and another two bytes for the timer counts. the data registers contain the adc's latest digital output, and the number of clock cycles in the previous integration period. the isl29013?s i 2 c interface slave address is hardwired internally as 1000100. when 1000100x with x as r or w is sent after the start condition, this device compares the first seven bits of this byte to its address and matches. figure 1 shows a sample one-byte read. figure 2 shows a sample one-byte write. figure 3 shows a sync_i 2 c timing diagram sample for externally controlled integration time. the i 2 c bus master always drives the scl (clock) line, while either the master or the slave can drive the sda (data) line. figure 2 shows a sample write. every i 2 c transaction begins with the master asserting a star t condition (sda falling while scl remains high). the following byte is driven by the master, and includes the slave address and read/write bit. the receiving device is responsible for pulling sda low during the acknowledgement period. every i 2 c transaction ends with th e master asserting a stop condition (sda rising while scl remains high). for more information about the i 2 c standard, please consult the phillips ? i 2 c specification documents. pin descriptions pin number pin name description 1 vdd positive supply; connect this pin to a regulated 2.5v to 3.3v supply 2 gnd ground pin. the thermal pad is connected to the gnd pin 3 rext external resistor pin for adc reference; connect this pin to ground through a (nominal) 100k resistor with 1% tolerance 4int interrupt pin; lo for interrupt/alarming. the int pin is an open drain. 5scli 2 c serial clock the i 2 c bus lines can pulled above vdd, 5.5v max. 6sdai 2 c serial data isl29013
4 fn6485.2 september 2, 2008 figure 1. i 2 c read timing diagram sample start w aa aa a6 a5 a4 a3 a2 a1 a0 w a r7 r6 r5 r4 r3 r2 r1 r0 a a6 a5 a4 a3 a2 a1 a0 w a a a a d7d6d5d4d3d2d1d0 a 123456789123456789 123456789123456789 stop stop start sda driven by master device address sda driven by isl29003 data byte0 nak register address i 2 c sda out device address i 2 c data sda driven by master i 2 c clk i 2 c sda in sda driven by master isl29013 figure 2. i 2 c write timing diagram sample start w aaa a6 a5 a4 a3 a2 a1 a0 w a r7 r6 r5 r4 r3 r2 r1 r0 a b7 b6 b5 b4 b3 b2 b1 b0 a aaa 123456789123456789123456789 stop i 2 c sda in i 2 c clk in sda driven by master functions register address i 2 c sda out device address i 2 c da ta sda driven by master sda driven by master figure 3. i 2 c sync_i 2 c timing diagram sample start w aastop a 6 a 5 a 4 a 3 a 2 a 1 a 0 w a r7 r6 r5 r4 r3 r2 r1 r0 a aa 123456789123456789 register address sda driv en by ma ster i 2 c sda out device address i 2 c da ta i 2 c sda in i 2 c clk in sda driven by master isl29013
5 fn6485.2 september 2, 2008 register set there are eight registers that are available in the isl29013. table 1 summarizes the available registers and their functions. command register 00(hex) the read/write command register has five functions: 1. enable; bit 7.this function either resets the adc or enables the adc in normal operation. a logic 0 disables adc to reset-mode. a logic 1 enables adc to normal operation. 2. adcpd; bit 6. this function puts the device in a power down mode. a logic 0 puts the device in normal operation. a logic 1 powers down the device. 3. timing mode; bit 5. this f unction determines whether the integration time is done internally or externally. in internal timing mode, integration time is determined by an internal dual speed oscillator (f osc ), and the n-bit (n = 4, 8, 12,16) counter inside the adc. in external timing mode, integration time is det ermined by the time between three consecutive external-sync sync_ i 2 c pulses commands. 4. photodiode select mode; bits 3 and 2. setting bit 3 and bit 2 to 1 and 0 enables adc to give light count data output. * n = 4, 8, 12,16 depending on the number of clock cycles function. 5. width; bits 1 and 0. this function determines the number of clock cycles per conversion . changing the number of clock cycles does more than ju st change the resolution of the device. it also changes t he integration time, which is the period the device?s analog-to-digital (a/d) converter samples the photodiode current signal for a lux measurement. . table 1. register set addr reg name bit 765 4 321 0default 00h command adce adcpd timm 0 adcm1 adcm0 res1 res0 00h 01h control 0 0 int_flag 0 gain1 gain0 ic1 ic0 00h 02h interrupt threshold_hi ith_hi7 ith_hi6 ith_hi5 ith_hi4 ith_hi3 ith_hi2 ith_hi1 ith_hi0 ffh 03h interrupt threshold_lo ith_lo7 ith_lo6 ith_lo5 ith_lo4 i th_lo3 ith_lo2 ith_lo1 ith_lo0 00h 04h lsb sensor s7 s6 s5 s4 s3 s2 s1 s0 00h 05h msb sensor s15 s14 s13 s12 s11 s10 s9 s8 00h 06h lsb timer t7 t6 t5 t4 t3 t2 t1 t0 00h 07h msb timer t15 t14 t13 t12 t11 t10 t9 t8 00h table 2. write only registers address register name functions/ description b1xxx_xxxx sync_i 2 c writing a logic 1 to this address bit ends the current adc-integration and starts another. used only with ex ternal timing mode. bx1xx_xxxx clar_int writing a logi c 1 to this address bit clears the interrupt. table 3. enable bit 7 operation 0 disable adc-core to reset-mode (default) 1 enable adc-core to normal operation table 4. adcpd bit 6 operation 0 normal operation (default) 1 power down table 5. timing mode bit 5 operation 0 internal timing mode. integrati on time is internally timed determined by f osc , r ext , and number of clock cycles. 1 external timing mode. integration time is externally timed by the i 2 c host. table 6. photodiode select mode; bits 2 and 3 bits 3:2 mode 0:0 disable adc 0:1 disable adc 1:0 light count data output in signed (n-1) bit * 1:1 no operation. table 7. width bits 1:0 number of clock cycles 0:0 2 16 = 65,536 0:1 2 12 = 4,096 1:0 2 8 = 256 1:1 2 4 = 16 isl29013
6 fn6485.2 september 2, 2008 control register 01(hex) the read/write control regi ster has three functions: 1. interrupt flag; bit 5. this is the status bit of the interrupt. the bit is set to logic high when the interrupt thresholds have been triggered, and logic low when not yet triggered. writing a logic low clears/resets the status bit. 2. range/gain; bits 3 and 2. the full scale range can be adjusted by an external resist or rext and/or it can be adjusted via i 2 c using the gain/range function. gain/range has four possible values, range(k) where k is 1 through 4. table 9 lists the possible values of range(k) and the resulting fsr for some typical value r ext resistors. interrupt persist; bits 1 and 0. the interrupt pin and the interrupt flag is triggered/set w hen the data sensor reading is out of the interrupt threshold window after m consecutive number of integration cycles. the interrupt persist bits determine m. interrupt threshold hi register 02(hex) this register sets the hi threshold for the interrupt pin and the interrupt flag. by default the interrupt threshold hi is ff(hex). the 8-bit data written to the register represents the upper msb of a 16-bit value. the lsb is always 00(hex). interrupt threshold lo register 03(hex) this register sets the lo threshold for the interrupt pin and the interrupt flag. by default the interrupt threshold lo is 00(hex). the 8-bit data written to the register represents the upper msb of a 16-bit value. the lsb is always 00(hex). sensor data register 04(hex) and 05(hex) when the device is configured to output a signed 15-bit data, the most significant byte is accessed at 04(hex), and the least significant byte can be accessed at 05(hex). the sensor data register is refres hed after very integration cycle. timer data register 06(hex) and 07(hex) note that the timer counter value is only available when using the external timing mode. the 06(hex) and 07(hex) are the lsb and msb respectively of a 16-bit timer counter value corresponding to the most recent sensor reading. each clock cycle increments the counter. at the end of each integration period, the value of this counter is made available over the i 2 c. this value can be used to eliminate noise introduced by slight timing errors caused by imprecise external timing. microcontrollers, for example, often cannot provide high-accuracy command-to-command timing, and the timer counter value can be used to eliminate the resulting noise. calculating lux the isl29013?s output codes, data, are directly proportional to lux. the proportionality constant is determined by the full scale range (fsr), and the n-bit adc which is user defined in the command register. the proportionality constant can also be viewed as the resolution; the smallest lux measurement the device can measure is . full scale range (fsr), is determined by the software programmable range/gain, range(k), in the command register and an external scaling resistor r ext which is referenced to 100k . table 8. interrupt flag bit 5 operation 0 interrupt is cleared or not triggered yet 1 interrupt is triggered table 9. range/gain typical fsr lux ranges bits 3:2 k range(k) fsr lux range@ r ex t = 100k fsr lux range@ r ex t = 50k fsr lux range@ r ex t = 500k 0:0 1 2,000 2,000 4,000 400 0:1 2 8,000 8,000 16,000 1,600 1:0 3 32,000 32,000 64,000 6,400 1:1 4 128,000 128,000 256,000 25,600 table 10. interrupt persist bits 1:0 number of integration cycles 0:0 1 0:1 4 1:0 8 1:1 16 table 11. data registers address (hex) contents 04 least-significant byte of mo st recent sensor reading. 05 most-significant byte of most recent sensor reading. 06 least-significant byte of timer counter value corresponding to most recent sensor reading. 07 most-significant byte of timer counter value corresponding to most recent sensor reading. e data = (eq. 1) ------------ = (eq. 2) (eq. 3) fsr range k () 100k r ext ------------------ = isl29013
7 fn6485.2 september 2, 2008 the transfer function effectively for each timing mode becomes: internal timing mode external timing mode n = 3, 7, 11, or 15. this is the number of clock cycles programmed in the command register. range(k) is the user defined range in the gain/range bit in the command register. r ext is an external scaling resistor hardwired to the r ext pin. data is the output sensor reading in number of counts available at the data register. 2 n represents the maximum number of counts possible in internal timing mode. for th e external timing mode the maximum number of counts is stored in the data register named counter. counter is the number increments accrued for between integration time for external timing mode. gain/range, range(k) the gain/range can be programmed in the control register to give range(k) determining the fsr. note that range(k) is not the fsr (see equation 3) . range(k) provides four constants depending on programmed k that will be scaled by r ext (see table 9). unlike r ext , range(k) dynamically adjusts the fsr. this function is especially useful when light conditions are varying drastically while maintaining excellent resolution. number of clock cycles, n-bit adc the number of clock cycles dete rmines ?n? in the n-bit adc; 2 n clock cycles is a n-bit adc. n is programmable in the command register in the width function. depending on the application, a good balance of speed, and resolution has to be considered when deciding for n. for fast and quick measurement, choose the smallest n = 3. for maximum resolution without regard of time, choose n = 15. table 12 compares the trade-off between integration time and resolution. see equations 10 and 11 for the relation between integration time and n. see equation 3 for the relation of n and resolution. external scaling resistor r ext and f osc the isl29013 uses an external resistor r ext to fix its internal oscillator frequency, f osc . consequently, r ext determines the f osc , integration time and the fsr of the device. f osc , a dual speed mode oscillator, is inversely proportional to r ext . for user simplicity, the proportionality constant is referenced to fixed constants 100k and 655khz in equations 6 and 7: f osc 1 is oscillator frequency when range1 or range2 are set. this is nominally 327khz when r ext is 100k . f osc 2 is the oscillator frequency when range3 or range4 are set. this is nominally 655khz when r ext is 100k . when the range/gain bits are set to range1 or range2, f osc runs at half speed compared to when range/gain bits are set to range3 and range4 by using equation 8: the automatic f osc adjustment feature allows significant improvement of signal-to-noise ratio when detecting very low lux signals. integration time or conversion time integration time is the per iod during which the device?s analog-to-digital adc converter samples the photodiode current signal for a lux measurement. integration time, in other words, is the time to co mplete the conversion of analog photodiode current into a digital signal--number of counts. integration time affects the measurement resolution. for better resolution, use a longer integration time. for short and fast conversions use a shorter integration time. the isl29013 offers user flexibility in the integration time to balance resolution, speed and nois e rejection. integration time can be set internally or externally and can be programmed in the command register 00(hex) bit 5. (eq. 4) e range k () 100k r ext ------------------ 2 n ---------------------------------------------------- data = (eq. 5) e range k () 100k r ext ------------------ counter ---------------------------------------------------- data = table 12. resolution and integration time selection n range1 f osc = 327khz range4 f osc = 655khz t int (ms) resolution lux/count t int (ms) resolution (lux/count) 15 200 0.06 100 2 11 12.8 1.0 6.4 62.5 7 0.8 15.6 0.4 1,000 3 0.05 250 0.025 16,000 r ext = 100k (eq. 6) f osc 1 1 2 -- - 100k r ext ------------------ 655 khz = (eq. 7) f osc 2 100k r ext ------------------ 655 khz = (eq. 8) f osc 1 1 2 -- - f osc 2 () = isl29013
8 fn6485.2 september 2, 2008 integration time in internal timing mode this timing mode is programmed in the command register 00(hex) bit 5. most applications will be using this timing mode. when using the internal timing mode, f osc and n-bits resolution determine the integration time. t int is a function of the number of clock cycles and f osc as shown in equation 9: m = 4, 8, 12, and16. n is the number of bits of resolution. 2 m therefore is the number of clock cycles. n can be programmed at the command register 00(hex) bits 1 and 0. since f osc is dual speed depending on the gain/range bit, t int is dual time. the integration time as a function of r ext is shown in equation 10: t int1 is the integration time when the device is configured for internal timing mode and gain/range is set to range1 or range2. t int 2 is the integration time when the device is configured for internal timing mode and gain/range is set to range3 or range4. integration time in external timing mode this timing mode is programmed in the command register 00(hex) bit 5. external timing mode is recommended when integration time can be synchronized to an external signal such as a pwm to eliminate noise. to read the light count data output, the device needs three sync_i 2 c commands to complete one measurement. the 1st sync_i 2 c command starts the conversi on of the diode array 1. the 2nd sync_i 2 c completes the conversion of diode array 1 and starts the conversion of diode array 2. the 3rd sync_i 2 c pules ends the conversion of diode array 2, outputs the light count data, and starts over again to commence conversion of diode array 1. the integration time, t int , is the sum of two identical time intervals between the three sync pulses. t int is determined by equation 12: where k osc is the number of internal clock cycles obtained from timer data register and f osc is the internal i 2 c operating frequency the internal oscillator, f osc , operates identically in both the internal and external timing modes, with the same dependence on r ext . however, in external timing mode, the number of clock cycles per integration is no longer fixed at 2 n . the number of clock cycles varies with the chosen integration time, and is limited to 2 16 = 65,536. in order to avoid erroneous lux readings th e integration time must be short enough not to allow an over flow in the counter register. f osc = 327khz*100k /r ext . when range/gain is set to range1 or range2. f osc = 655khz*100k /r ext . when range/gain is set to range3 or range4. noise rejection in general, integrating ty pe adc?s have excellent noise-rejection characteristics for periodic noise sources whose frequency is an integer multiple of the integration time. for instance, a 60hz ac unwanted signal?s sum from 0ms to k*16.66ms (k = 1,2...k i ) is zero. simila rly, setting the device?s integration time to be an integer multiple of the periodic noise signal, greatly improves the light sensor output signal in the presence of noise. maximum ambient intensity condition the operation of ambient light sensing (als) within the isl29013 utilizes two diodes, d1 and d2. the diodes are measured sequentially and th eir outputs are converted with an adc. the output of the als is the difference between these two measurements. in typical applications, the isl29013 is installed behind a dark cover window. in this low-light condition, both d1 and d2 operate linearly and the als output is linear as well (figures 19 and 20). in brighter environments, however, d1 and d2 can be subject to saturation. as the ambient light grows bright enough to subject one or both diodes to saturation, the als count (output) decreases and eventually reaches zero in deep saturation (figure 18). when using the isl29013 in high lux applications, be sure to choose a low r ext to avoid saturation at range4, the lowest gain. for example, r ext =25k is recommended with ambient light near table 13. integration times for typical rext values r ext (k ) range1 range2 range3 range4 n = 15-bit n = 11-bit n = 11-bit n = 3 50 100 6.4 3.2 0.013 100** 200 13 6.5 0.025 200 400 26 13 0.050 500 1000 64 32 0.125 *integration time in milliseconds **recommended r ext resistor value t int 2 m 1 f osc ---------- = (eq. 9) for internal timing mode only t int 12 m r ext 327khz 100k ---------------------------------------------- = (eq. 10) t int 22 m r ext 655khz 100k ---------------------------------------------- = (eq. 11) t int k osc f osc -------------- - = (eq. 12) t int 65,535 f osc ----------------- - < (eq. 13) isl29013
9 fn6485.2 september 2, 2008 100,000 lux. if you are operating the isl29013 at a lower range/higher gain and detect a zero output, the firmware should change the range and recheck the als count. one of two situations will be identified. if the output is nonzero, the isl29013 is saturated. if t he output remains zero, the isl29013 is in a totally dark environment. unstable ambient light condition the isl29013 sequentially measures the difference in the output of two diodes. that's suitable since most changes in ambient light are gradual and any difference between the ambient light conditions for d1 and d2 are negligible. however, it is possible to cause an abrupt change in brightness with a fast-moving hand over the sensor or passing a tree shadow in a fast moving car. to handle these anomalies, we suggest comparing several sequential readings and discarding any data with sudden changes. flat window lens design a window lens will surely limit the viewing angle of the isl29013. the window lens sh ould be placed directly on top of the device. the thickness of the lens should be kept at minimum to minimize loss of power due to reflection and also to minimize loss of loss due to absorption of energy in the plastic material. a thickn ess of t = 1mm is recommended for a window lens design. the bigger the diameter of the window lens the wider the viewing angle is of the isl29013. table 14 shows the recommended dimensions of the optical window to ensure both 35 and 45 viewing angle. these dimensions are based on a window lens thickness of 1.0mm and a refractive index of 1.59. . window with light guide design if a smaller window is desired while maintaining a wide effective viewing angle of the is l29013, a cylindrical piece of transparent plastic is needed to trap the light and then focus and guide the light on to the device. hence, the name light guide or also known as light pipe. the pipe should be placed directly on top of the device with a distance of d1 = 0.5mm to achieve peak performance. the light pipe should have a minimum of 1.5mm in diameter to ensure that whole area of the sensor will be exposed. see figure 5. d lens ? t d1 d total ? = viewing angle window lens isl29013 figure 4. flat window lens e = data 2 15 x 2000 table 14. recommended dimensions for a flat window design d total d1 d lens @ 35 viewing angle d lens @ 45 viewing angle 1.5 0.50 2.25 3.75 2.0 1.00 3.00 4.75 2.5 1.50 3.75 5.75 3.0 2.00 4.30 6.75 3.5 2.50 5.00 7.75 t = 1 thickness of lens d1 distance between isl29013 and inner edge of lens d lens diameter of lens d total distance constraint between the isl29013 and lens outer edge * all dimensions are in mm. isl29013
10 fn6485.2 september 2, 2008 suggested pcb footprint it is important that the us ers check the ?surface mount assembly guidelines for optical dual flatpack no lead (odfn) package? before starting odfn product board mounting. http://www.intersil. com/data/tb/tb466.pdf layout considerations the isl29013 is relatively insensitive to layout. like other i 2 c devices, it is intended to provide excellent performance even in significantly noisy environments. there are only a few considerations that w ill ensure best performance. route the supply and i 2 c traces as far as possible from all sources of noise. use two power-supply decoupling capacitors, 4.7f and 0.1f, placed close to the device. typical circuit a typical application for the isl29013 is shown in figure 6. the isl29013?s i 2 c address is internally hardwired as 1000100. the device can be tied onto a system?s i 2 c bus together with other i 2 c compliant devices. soldering considerations convection heating is recommended for reflow soldering; direct-infrared heating is not recommended. the plastic odfn package does not require a custom reflow soldering profile, and is qualified to +260c. a standard reflow soldering profile with a +260c maximum is recommended. d lens t l d lens light pipe isl29013 d 2 d 2 > 1.5mm figure 5. window with light guide/pipe isl29013
11 fn6485.2 september 2, 2008 figure 6. isl29013 typical circuit vdd 1 gnd 2 rext 3 int 4 scl 5 sda 6 isl29013 r1 10k r2 10k rext 100k c2 0.1f c1 1f 2.5v to 3.3v microcontroller sda scl i 2 c slave_0 i 2 c slave_1 i 2 c slave_n i 2 c master scl sda scl sda 2.5v to 5.5v r3 res1 isl29013
12 fn6485.2 september 2, 2008 typical performance curves (r ext = 100k ) figure 7. spectral response figure 8. radiation pattern figure 9. spectrum of light sources for measurement figure 10. supply current vs supply voltage figure 11. output code for 0 lux vs supply voltage figure 12. output code vs supply voltage -0.2 0.0 0.2 0.4 0.6 0.8 1.0 1.2 300 400 600 800 1.0k wavelength (nm) normalized response isl29013 response 1.1k human eye response radiation pattern luminosity angle relative sensitivity 90 80 70 60 50 40 30 20 10 0 10 20 30 40 50 60 70 80 90 0.2 0.4 0.6 0.8 1.0 0 0.2 0.4 0.6 0.8 1.0 1.2 300 400 500 600 700 800 900 1000 1100 wavelength (nm) normalized light intensity sun halogen incandescent fluorescent 2.0 2.3 2.6 2.9 3.2 3.5 3.8 320 306 292 278 264 250 supply current (a) supply voltage (v) t a = +27c 5000 lux 200 lux 2.0 2.3 2.6 2.9 3.2 3.5 10 8 6 4 2 0 output code (counts) supply voltage (v) t a = +27c 0 lux 3.8 range 2 2.0 2.3 2.6 2.9 3.2 3.5 3.8 1.015 1.010 1.005 1.000 0.995 0.990 output code ratio (% from 3v) supply voltage (v) t a = +27c 5000 lux 200 lux isl29013
13 fn6485.2 september 2, 2008 figure 13. oscillator frequency vs supply voltage figure 14. supply current vs temperature figure 15. output code for 0 lux vs temperature figure 16. output code vs temperature figure 17. oscillator frequency vs temperature figure 18. saturation characteristics typical performance curves (r ext = 100k ) (continued) 2.0 2.3 2.6 2.9 3.2 3.5 320.0 319.5 319.0 318.5 318.0 oscillator frequency (khz) supply voltage (v) t a = +27c 3.8 -60 -20 20 60 100 315 305 295 285 275 265 supply current (ma) temperature (c) v dd = 3v 5000 lux range 3 200 lux range 1 -60 -20 20 60 10 8 6 4 2 0 output code (counts) temperature (c) v dd = 3v 0 lux range 2 -60 -20 20 60 100 1.080 1.048 1.016 0.984 0.952 0.920 output code ratio (% from +25c) temperature (c) v dd = 3v 5000 lux 200 lux range3 range1 -60 -20 20 60 330 329 328 327 326 325 oscillator frequency (khz) temperature (c) v dd = 3v 100 0 2k 4k 6k 8k 10k 12k 0 20k 40k 60k 80k 100k 120k lux meter reading (lux), sun light adc reading (counts) als range 3 als range 4 isl29013
14 all intersil u.s. products are manufactured, asse mbled and tested utilizing iso9000 quality systems. intersil corporation?s quality certifications ca n be viewed at www.intersil.com/design/quality intersil products are sold by description only. intersil corpor ation reserves the right to make changes in circuit design, soft ware and/or specifications at any time without notice. accordingly, the reader is cautioned to verify that data sheets are current before placing orders. information furnishe d by intersil is believed to be accurate and reliable. however, no responsibility is assumed by intersil or its subsidiaries for its use; nor for any infringements of paten ts or other rights of third parties which may result from its use. no license is granted by implication or otherwise under any patent or patent rights of intersil or its subsidiari es. for information regarding intersil corporation and its products, see www.intersil.com fn6485.2 september 2, 2008 figure 19. light sensitivity vs lux level figure 20. light sensitivity vs lux level typical performance curves (r ext = 100k ) (continued) 0 100 200 300 400 500 600 700 800 900 1000 0 100 200 300 400 500 600 700 800 900 1k lux meter reading (lux) calculated als reading (lux) vdd = 3v fluorescent incandescent halogen 0 10 20 30 40 50 60 70 80 90 100 0 102030405060708090100 lux meter reading (lux) calculated als reading (lux) vdd = 3v fluorescent incandescent halogen figure 21. 6 ld odfn sensor location outline 2.00mm 0.43mm 0.29mm 0.56mm 2.10mm isl29013
15 fn6485.2 september 2, 2008 isl29013 package outline drawing l6.2x2.1 6 lead optical dual flat no-lead plastic package (odfn) rev 0, 9/06 located within the zone indicated. the pin #1 identifier may be unless otherwise specified, tolerance : decimal 0.05 tiebar shown (if present) is a non-functional feature. the configuration of the pin #1 identifier is optional, but must be between 0.15mm and 0.30mm from the terminal tip. dimension b applies to the metallized terminal and is measured dimensions in ( ) for reference only. dimensioning and tolerancing conform to amse y14.5m-1994. 6. either a mold or mark feature. 3. 5. 4. 2. dimensions are in millimeters. 1. notes: (4x) 0.10 index area pin 1 a 2.10 b 2.00 c seating plane base plane 0.08 0.10 see detail "x" c c 0 . 00 min. detail "x" 0 . 05 max. 0 . 2 ref c 5 side view typical recommended land pattern ( 6x 0 . 30 ) ( 6x 0 . 55 ) 6 top view (0 . 65) (1 . 95) (0 . 65) (1 . 35) bottom view 6x 0 . 35 0 . 05 b 0.10 ma c 1 1 . 35 1 . 30 ref index area pin 1 6 0.65 0 . 65 max 0.75 6x 0 . 30 0 . 05

▲Up To Search▲

Price & Availability of ISL29013IROZ-T7

	To Download ISL29013IROZ-T7 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .